Files
mr-library/include/device/mr_spi.h

175 lines
6.2 KiB
C
Raw Normal View History

2023-11-11 02:07:22 +08:00
/*
2024-01-02 00:02:48 +08:00
* @copyright (c) 2023-2024, MR Development Team
2023-11-11 02:07:22 +08:00
*
* @license SPDX-License-Identifier: Apache-2.0
*
* @date 2023-11-01 MacRsh First version
*/
#ifndef _MR_SPI_H_
#define _MR_SPI_H_
2023-11-30 22:13:07 +08:00
#include "include/mr_api.h"
2023-11-11 02:07:22 +08:00
#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */
#ifdef MR_USING_SPI
/**
* @addtogroup SPI
* @{
*/
2023-11-11 02:07:22 +08:00
/**
* @brief SPI host/slave.
*/
2023-11-12 00:33:40 +08:00
#define MR_SPI_HOST (0) /**< SPI host */
#define MR_SPI_SLAVE (1) /**< SPI slave */
2023-11-11 02:07:22 +08:00
/**
* @brief SPI mode.
*/
2023-11-12 00:33:40 +08:00
#define MR_SPI_MODE_0 (0) /**< CPOL = 0, CPHA = 0 */
#define MR_SPI_MODE_1 (1) /**< CPOL = 0, CPHA = 1 */
#define MR_SPI_MODE_2 (2) /**< CPOL = 1, CPHA = 0 */
#define MR_SPI_MODE_3 (3) /**< CPOL = 1, CPHA = 1 */
2023-11-11 02:07:22 +08:00
/**
* @brief SPI data bits.
*/
2023-11-12 00:33:40 +08:00
#define MR_SPI_DATA_BITS_8 (8) /**< 8 bits data */
#define MR_SPI_DATA_BITS_16 (16) /**< 16 bits data */
#define MR_SPI_DATA_BITS_32 (32) /**< 32 bits data */
2023-11-11 02:07:22 +08:00
/**
* @brief SPI bit order.
*/
2023-12-25 15:48:49 +08:00
#define MR_SPI_BIT_ORDER_LSB (0) /**< LSB first */
#define MR_SPI_BIT_ORDER_MSB (1) /**< MSB first */
2023-11-11 02:07:22 +08:00
/**
* @brief SPI register bits.
2023-11-11 02:07:22 +08:00
*/
#define MR_SPI_REG_BITS_8 (8) /**< 8 bits register */
#define MR_SPI_REG_BITS_16 (16) /**< 16 bits register */
#define MR_SPI_REG_BITS_32 (32) /**< 32 bits register */
2023-11-11 02:07:22 +08:00
/**
* @brief SPI default configuration.
*/
#define MR_SPI_CONFIG_DEFAULT \
{ \
3000000, \
MR_SPI_HOST, \
MR_SPI_MODE_0, \
MR_SPI_DATA_BITS_8, \
MR_SPI_BIT_ORDER_MSB, \
MR_SPI_REG_BITS_8, \
2023-11-11 02:07:22 +08:00
}
/**
2023-11-25 23:37:42 +08:00
* @brief SPI configuration structure.
2023-11-11 02:07:22 +08:00
*/
struct mr_spi_config
{
uint32_t baud_rate; /**< Baud rate */
2024-01-16 04:03:40 +08:00
int host_slave; /**< Host/slave */
int mode; /**< Mode */
int data_bits; /**< Data bits */
int bit_order; /**< Bit order */
int reg_bits; /**< Register bits */
2023-11-11 02:07:22 +08:00
};
/**
* @brief SPI transfer structure.
*/
struct mr_spi_transfer
{
void *rd_buf; /**< Read buffer */
const void *wr_buf; /**< Write buffer */
size_t size; /**< Transfer size */
};
/**
2023-11-29 15:16:37 +08:00
* @brief SPI control command.
*/
#define MR_IOC_SPI_SET_CONFIG MR_IOC_SCFG /**< Set configuration */
#define MR_IOC_SPI_SET_REG MR_IOC_SPOS /**< Set register */
#define MR_IOC_SPI_SET_RD_BUFSZ MR_IOC_SRBSZ /**< Set read buffer size */
#define MR_IOC_SPI_CLR_RD_BUF MR_IOC_CRBD /**< Clear read buffer */
#define MR_IOC_SPI_SET_RD_CALL MR_IOC_SRCB /**< Set read callback */
#define MR_IOC_SPI_TRANSFER (0x01) /**< Transfer */
#define MR_IOC_SPI_GET_CONFIG MR_IOC_GCFG /**< Get configuration */
#define MR_IOC_SPI_GET_REG MR_IOC_GPOS /**< Get register */
#define MR_IOC_SPI_GET_RD_BUFSZ MR_IOC_GRBSZ /**< Get read buffer size */
#define MR_IOC_SPI_GET_RD_DATASZ MR_IOC_GRBDSZ /**< Get read data size */
#define MR_IOC_SPI_GET_RD_CALL MR_IOC_GRCB /**< Get read callback */
2023-12-06 17:19:27 +08:00
/**
* @brief SPI data type.
*/
typedef uint8_t mr_spi_data_t; /**< SPI read/write data type */
2023-11-25 23:37:42 +08:00
/**
* @brief SPI ISR events.
*/
#define MR_ISR_SPI_RD_INT (MR_ISR_RD | (0x01)) /**< Read interrupt */
2023-11-25 23:37:42 +08:00
2023-11-11 02:07:22 +08:00
/**
* @brief SPI bus structure.
*/
struct mr_spi_bus
{
2023-11-12 00:33:40 +08:00
struct mr_dev dev; /**< Device */
2023-11-11 02:07:22 +08:00
2023-11-12 00:33:40 +08:00
struct mr_spi_config config; /**< Configuration */
2023-11-25 23:37:42 +08:00
volatile void *owner; /**< Owner */
volatile int hold; /**< Owner hold */
2023-12-13 16:27:46 +08:00
int cs_desc; /**< CS descriptor */
2023-11-11 02:07:22 +08:00
};
/**
* @brief SPI bus operations structure.
*/
struct mr_spi_bus_ops
{
int (*configure)(struct mr_spi_bus *spi_bus, struct mr_spi_config *config);
uint32_t (*read)(struct mr_spi_bus *spi_bus);
2023-11-14 21:01:22 +08:00
void (*write)(struct mr_spi_bus *spi_bus, uint32_t data);
2023-11-11 02:07:22 +08:00
};
/**
* @brief SPI CS active level.
*/
2023-11-12 00:33:40 +08:00
#define MR_SPI_CS_ACTIVE_LOW (0) /**< Active low */
#define MR_SPI_CS_ACTIVE_HIGH (1) /**< Active high */
#define MR_SPI_CS_ACTIVE_HARDWARE (2) /**< Hardware */
2023-11-11 02:07:22 +08:00
/**
2023-11-17 22:55:24 +08:00
* @brief SPI device structure.
2023-11-11 02:07:22 +08:00
*/
struct mr_spi_dev
{
2023-11-12 00:33:40 +08:00
struct mr_dev dev; /**< Device */
2023-11-11 02:07:22 +08:00
2023-11-12 00:33:40 +08:00
struct mr_spi_config config; /**< Config */
struct mr_ringbuf rd_fifo; /**< Read FIFO */
2023-11-11 02:07:22 +08:00
size_t rd_bufsz; /**< Read buffer size */
int cs_pin; /**< CS pin */
int cs_active; /**< CS active level */
2023-11-11 02:07:22 +08:00
};
int mr_spi_bus_register(struct mr_spi_bus *spi_bus, const char *path, struct mr_drv *drv);
int mr_spi_dev_register(struct mr_spi_dev *spi_dev, const char *path, int cs_pin, int cs_active);
2023-11-11 02:07:22 +08:00
/** @} */
#endif /* MR_USING_SPI */
#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif /* _MR_SPI_H_ */