e50d7db612
Add support for running LK in supervisor mode or machine mode. - Macro-ify CSR access to use correct CSR # or use SBI call as req'd - Add support to make SBI calls - Split CLINT and lk timer abstraction so that RISC-V timer can use SBI as required. - Add support for booting other harts as primary since hart0 on U540 does not support S-mode. A map is used to get LK cpu number from hartid.
96 lines
2.0 KiB
ArmAsm
96 lines
2.0 KiB
ArmAsm
/*
|
|
* Copyright (c) 2015 Travis Geiselbrecht
|
|
*
|
|
* Use of this source code is governed by a MIT-style
|
|
* license that can be found in the LICENSE file or at
|
|
* https://opensource.org/licenses/MIT
|
|
*/
|
|
#include <lk/asm.h>
|
|
#include <arch/defines.h>
|
|
#include "config.h"
|
|
|
|
.section ".text.boot"
|
|
FUNCTION(_start)
|
|
.option push
|
|
.option norelax
|
|
// set the global pointer
|
|
la gp, __global_pointer$
|
|
.option pop
|
|
|
|
#if RISCV_M_MODE
|
|
csrr a0, mhartid
|
|
#else
|
|
csrw sscratch, a0
|
|
#endif
|
|
|
|
// set the default stack
|
|
la sp, default_stack_top
|
|
// default stack locations for each hart:
|
|
// LOW ------------ HIGH
|
|
// [hart2][hart1][hart0]
|
|
li t1, ARCH_DEFAULT_STACK_SIZE
|
|
mul t1, t1, a0
|
|
sub sp, sp, t1
|
|
|
|
// everyone stores zero in _boot_status
|
|
la t5, _boot_status
|
|
sw zero, (t5)
|
|
|
|
// if our hart isnt BOOT_HART, trap the cpu
|
|
li t2, BOOT_HART
|
|
bne t2, a0, .Lsecondary_trap
|
|
|
|
#if ARCH_RISCV_TWOSEGMENT
|
|
// copy preinitialized data from flash to memory
|
|
la t0, __data_start_rom
|
|
la t1, __data_start
|
|
la t2, __data_end
|
|
beq t0, t1, 1f
|
|
|
|
0:
|
|
lw t3, (t0)
|
|
sw t3, (t1)
|
|
add t0, t0, 4
|
|
add t1, t1, 4
|
|
bne t1, t2, 0b
|
|
#endif
|
|
|
|
// zero bss
|
|
1:
|
|
la t0, __bss_start
|
|
la t1, __bss_end
|
|
0:
|
|
sw x0, (t0)
|
|
add t0, t0, 4
|
|
bne t0, t1, 0b
|
|
|
|
// Release any other harts into riscv_secondary_entry
|
|
fence w, w
|
|
add t0, zero, 1
|
|
sw t0, (t5)
|
|
|
|
// call main
|
|
jal lk_main
|
|
|
|
// should never return here
|
|
j .
|
|
|
|
.Lsecondary_trap:
|
|
#if WITH_SMP
|
|
// wait for _boot_status to be nonzero, then go into riscv_secondary_entry
|
|
lw t0, (t5)
|
|
beqz t0, .Lsecondary_trap
|
|
jal riscv_secondary_entry
|
|
#else
|
|
wfi
|
|
j .
|
|
#endif
|
|
|
|
.bss
|
|
.align 4
|
|
LOCAL_DATA(default_stack)
|
|
.skip ARCH_DEFAULT_STACK_SIZE * SMP_MAX_CPUS
|
|
LOCAL_DATA(default_stack_top)
|
|
LOCAL_DATA(_boot_status)
|
|
.dword
|