This website requires JavaScript.
Explore
Help
Register
Sign In
lby
/
lk
Watch
1
Star
0
Fork
0
You've already forked lk
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
853bce759de621e6ea24730a4cab82327c9083ed
lk
/
dev
/
bus
/
pci
History
Wencheng Yang
853bce759d
[dev][bus][pci] fixed type1_read_byte API bug
...
It should invoke type1_read_byte() rather than type1_read_half.
2022-08-11 23:33:15 -07:00
..
backend
[dev][bus][pci] fixed type1_read_byte API bug
2022-08-11 23:33:15 -07:00
bus_mgr
[bus][pci] at least register that MSIX is available
2022-02-27 19:36:59 -08:00
drivers
[bus][pci] add a virtual module that references all the pci drivers
2022-02-06 19:46:39 -08:00
include/dev
/bus
[bus][pci] Support for dynamically assigning BARs and bridges if needed
2022-02-06 19:46:39 -08:00
debug.cpp
[dev][bus][pci] major refactor of the PCI bus driver
2021-12-27 22:24:31 -08:00
pci_priv.h
[bus][pci] move the bus manager code into a subdir
2022-02-06 19:46:39 -08:00
pci.cpp
[bus][pci] add routines to pass in PCI bus resources prior to starting the pci bus manager
2022-02-06 19:46:39 -08:00
rules.mk
[bus][pci] Support for dynamically assigning BARs and bridges if needed
2022-02-06 19:46:39 -08:00