24 lines
606 B
C
24 lines
606 B
C
/*
|
|
* Copyright (c) 2009 Corey Tabaka
|
|
* Copyright (c) 2024 Travis Geiselbrecht
|
|
*
|
|
* Use of this source code is governed by a MIT-style
|
|
* license that can be found in the LICENSE file or at
|
|
* https://opensource.org/licenses/MIT
|
|
*/
|
|
#include <arch/ops.h>
|
|
|
|
/* nothing to do to sync I & D cache on x86 */
|
|
void arch_sync_cache_range(addr_t start, size_t len) {
|
|
}
|
|
|
|
/* for the moment, no cache flushes here either */
|
|
void arch_clean_cache_range(addr_t start, size_t len) {
|
|
}
|
|
|
|
void arch_clean_invalidate_cache_range(addr_t start, size_t len) {
|
|
}
|
|
|
|
void arch_invalidate_cache_range(addr_t start, size_t len) {
|
|
}
|