Travis Geiselbrecht
|
3b2d7a268b
|
[make] remove the need for a module to manually add $(LOCAL_DIR)/include to the global include path
Pretty much every module in the system was already doing it, so do it
automatically.
|
2015-10-19 19:07:16 -07:00 |
|
Travis Geiselbrecht
|
451fa18fc9
|
[platform][stm32f7xx][qspi] refactor clock/irq out of target
-Removes a call to QSPI_Deinit
-Makes sure the target doesn't initialize the irq handler to a bad priority
|
2015-10-15 11:48:08 -07:00 |
|
Travis Geiselbrecht
|
95bae7b1e7
|
[lib][minip] add utility routine to generate a random mac address
-Move both stm32f7xx targets to this mechanism
|
2015-10-15 11:48:08 -07:00 |
|
Travis Geiselbrecht
|
c7ce0b9361
|
[lib][display] update display_get_info to return success/failure
Update all the users to check for error.
|
2015-10-08 15:54:40 -07:00 |
|
Gurjant Kalsi
|
9fc8159038
|
[qspi][flash][bio] Added a BlockIO device / driver for the STM32f746G-Disco.
|
2015-10-07 15:23:34 -07:00 |
|
Carlos Pizano
|
065b344a7d
|
[target][stm32f7] Enable the LCD display
Also add the gfx library so that the gfx tests commands work.
|
2015-09-22 16:40:19 -07:00 |
|
Travis Geiselbrecht
|
8e4c0ac594
|
[platform][stm32f7xx] move mpu initialization into platform, set up inaccessible region at 0
|
2015-09-17 14:06:14 -07:00 |
|
Christopher Anderson
|
9a5589a4a4
|
[minip][pktbuf] Move pktbuf allocation to a common pool
Rather than having a pool for pktbuf buffers and a pool for pktbufs, move
them to a common pool.
|
2015-09-15 16:28:52 -07:00 |
|
Carlos Pizano
|
f053c3690b
|
[platform][stm32f7xx] make mac address different than eval2
|
2015-09-11 18:01:47 -07:00 |
|
Carlos Pizano
|
5cb2435ea5
|
[platform][stm32f7xx] Wire minip for the STM32f7 disco board.
|
2015-09-11 18:01:47 -07:00 |
|
Carlos Pizano
|
7bcf5f66c5
|
[target][stm32f7] Configure Ethernet PHY for stm32f746g-disco
|
2015-09-11 18:01:47 -07:00 |
|
Carlos Pizano
|
b9b0d5d38a
|
[target][stm32f746g-disco] Use correct sdram size
The board is sold with 128 Mbit device but upon closer inspection only
64 Mbit are wired.
|
2015-09-08 18:42:55 -07:00 |
|
Carlos Pizano
|
3ee83ae61d
|
[target][stm32f746g-disco] Enable MPU cache configuration.
Partial copy from stm32f7 eval2 code.
|
2015-09-08 13:36:49 -07:00 |
|
Carlos Pizano
|
0b0b79be57
|
move stmf7 sdram code to /platform
BUG=none
R=travisg@google.com
Review URL: https://codereview.chromium.org/1324223002 .
|
2015-09-03 14:10:25 -07:00 |
|
Carlos Pizano
|
e7eeca7e65
|
Conditionally use HSE clock config.
The stm32f7-discovery seems ok with the external xtal.
|
2015-09-01 16:00:35 -07:00 |
|
Carlos Pizano
|
dca5d73d9d
|
New target: stm32f746-disco
It is close to the stm32746g-eval2-test.mk however
- uart rx pin differs
- no external sram
- different lcd tech
- (possibly) different sdram config
|
2015-08-24 15:33:05 -07:00 |
|